8.1144, FYI: Evolvable Hardware and GP

[linguist at linguistlist.org]

LINGUIST List:  Vol-8-1144. Wed Aug 6 1997. ISSN: 1068-4875.

Subject: 8.1144, FYI: Evolvable Hardware and GP

Moderators: Anthony Rodrigues Aristar: Texas A&M U. <aristar at linguistlist.org>
            Helen Dry: Eastern Michigan U. <hdry at linguistlist.org>
            T. Daniel Seely: Eastern Michigan U. <seely at linguistlist.org>

Review Editor:     Andrew Carnie <carnie at linguistlist.org>

Associate Editors: Ljuba Veselinova <ljuba at linguistlist.org>
                   Ann Dizdar <ann at linguistlist.org>
Assistant Editor:  Martin Jacobsen <marty at linguistlist.org>

Software development: John H. Remmers <remmers at emunix.emich.edu>
                      Zhiping Zheng <zzheng at online.emich.edu>

Home Page:  http://linguistlist.org/


Editor for this issue: Martin Jacobsen <marty at linguistlist.org>

=================================Directory=================================

1)
Date:  Tue, 5 Aug 1997 14:43:16 -0700 (PDT)
From:  "John R. Koza" <koza at CS.Stanford.EDU>
Subject:  Evolvable Hardware and GP

-------------------------------- Message 1 -------------------------------

Date:  Tue, 5 Aug 1997 14:43:16 -0700 (PDT)
From:  "John R. Koza" <koza at CS.Stanford.EDU>
Subject:  Evolvable Hardware and GP

PAPER NOW AVAILABLE IN POST SCRIPT...

"Rapidly reconfigurable field-programmable gate arrays for
accelerating fitness evaluation in genetic programming"

A late-breaking papers from GP-97 conference.

ABSTRACT:

The dominant component of the computational burden of solving
non-trivial problems with evolutionary algorithms is the task of
measuring the fitness of each individual in each generation of the
evolving population. The advent of rapidly reconfigurable
field-programmable gate arrays (FPGAs) and the idea of evolvable
hardware opens the possiblity of embodying each individual of the
evolving population into hardware for the purpose of accelerating the
time-consuming fitness evaluation task This paper demonstrates how the
massive parallelism of the rapidly reconfigurable Xilinx XC6216 FPGA
can be exploited to accelerate the computationally burdensome fitness
evaluation task of genetic programming. The work was done on Virtual
Computing Corporation's low-cost HOTS expansion board for PC type
computers. A 16-step 7-sorter was evolved that has two fewer steps
than the sorting network described in the 1962 O'Connor and Nelson
patent on sorting networks and that has the same number of steps as
the minimal 7-sorter that was devised by Floyd and Knuth subsequent to
the patent.

John R. Koza
Forrest H Bennett III
Jeffrey L. Hutchings
Stephen L. Bade
Martin A. Keane
David Andre

Published in
Koza, John R. (editor). Late Breaking Papers at the Genetic
Programming 1997 Conference, Stanford University, July 13-16,
1997. Stanford, CA: Stanford University Bookstore. Pages 121 P
131.

Available in Post Script from WWW at
http://www-cs-faculty.stanford.edu/~koza/

John R. Koza
Computer Science Department
258 Gates Building
Mail Code 9020
Stanford University
Stanford, California 94305 USA
E-MAIL: Koza at CS.Stanford.Edu
Office Phone: 650-723-1517 (Note new area code of 650)
Home Phone: 650-941-0336
Fax: 650-941-9430
WWW:  http://www-cs-faculty.stanford.edu/~koza/
WWW for GP-98 Conference: http://www.genetic-
programming.org

---------------------------------------------------------------------------
LINGUIST List: Vol-8-1144